



UNITED STATES PATENT AND TRADEMARK OFFICE

14

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/672,223	09/27/2000	Yun-Sang Lee	AB-1043 US 6183		
7:	590 07/14/2003				
Mr. John Castellano Harness, Dickey & Pierce 12355 Sunrise Valley Drive			EXAMINER		
			WHITTINGTON, ANTHONY T		
Suite 350 Reston, VA 20191			ART UNIT	PAPER NUMBER	
			2133		
		_	DATE MAILED: 07/14/2003	γ	

Please find below and/or attached an Office communication concerning this application or proceeding.

			(Alberta)		/ 1
		Application No.		Applicant(s)	
		09/672,223		LEE, YUN-SANG	
	Office Action Summary	Examiner		Art Unit	
		Anthony T Whitting	gton	2133	
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover	sheet with th	orrespond nce ad	dress
THE I - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR REPLINABILING DATE OF THIS COMMUNICATION. Assions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a replinable period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, howev y within the statutory minin will apply and will expire Si , cause the application to I	er, may a reply be tim num of thirty (30) days X (6) MONTHS from t pecome ABANDONED	ely filed will be considered timely he mailing date of this co (35 U.S.C. § 133).	
1)⊠	Responsive to communication(s) filed on 29 I	<u>May 2003</u> .			
2a)⊠	This action is FINAL . 2b) ☐ Th	is action is non-fin	al.		
3)□	Since this application is in condition for allowationsed in accordance with the practice under				e merits is
Dispositi	on of Claims				
4)⊠	Claim(s) <u>1-20</u> is/are pending in the application	n.			
	4a) Of the above claim(s) is/are withdra	wn from considera	tion.		
5)□	Claim(s) is/are allowed.				
6)⊠	Claim(s) <u>1-20</u> is/are rejected.				
7)□	Claim(s) is/are objected to.				
	Claim(s) are subject to restriction and/o on Papers	r election requirem	ient.		
9) 🗌 -	The specification is objected to by the Examine	r.			
10) 🔲 🗆	Fhe drawing(s) filed on is/are: a)□ accept	oted or b) objected	d to by the Exan	niner.	
	Applicant may not request that any objection to the	e drawing(s) be held	in abeyance. Se	e 37 CFR 1.85(a).	
11) 🔲 🛚	The proposed drawing correction filed on	_is: a)□ approved	d b) disapprov	ed by the Examine	er.
	If approved, corrected drawings are required in re	oly to this Office action	on.		
12) 🔲 🗆	The oath or declaration is objected to by the Ex	aminer.			
Priority u	nder 35 U.S.C. §§ 119 and 120				
13)⊠	Acknowledgment is made of a claim for foreign	priority under 35	U.S.C. § 119(a)	-(d) or (f).	
a)[☑ All b)☐ Some * c)☐ None of:				
	1. Certified copies of the priority document	s have been receiv	ved.		
	2. Certified copies of the priority document	s have been receiv	ed in Application	on No	
	3. Copies of the certified copies of the prior application from the International Buree the attached detailed Office action for a list	reau (PCT Rule 17	'.2(a)).		Stage
	cknowledgment is made of a claim for domesti	·			application).
a)	The translation of the foreign language pro	visional application	n has been rece	eived.	F F 2 2 1/1
Attachment		o priority under 00	3.3.3. 33 120	anaroi IZI.	
1) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) 🔲 1		(PTO-413) Paper No(atent Application (PT0	
J.S. Patent and Tri PTO-326 (Rev		tion Summary		Part of Paper No. 10	

Page 2

Application/Control Number: 09/672,223

Art Unit: 2133

Response to Arguments

Applicant's arguments filed 5-29-03 have been fully considered but they are not persuasive.

The Examiner has reconsidered the claims and concluded that the prior art of record teaches the claimed inventions as earlier presented in the first office action (See paper 8).

As per claims 1-4, the Applicant contends that Surlekar does not teach a data output buffer that transfers internal signals external to an integrated circuit device through input/output pads found in the Applicant's argument on page 7, paragraphs 2 and 3.

The Examiner disagrees and asserts that the prior art of record (Surlekar) teaches a method and integrated circuit for internal state monitoring that comprises all the elements of the instant application. Surlekar teaches a plurality of internal circuits (row and column address buffers, 11 and 12) that generates internal signals (address signals) used for addressing storage locations in Figure 1. Surlekar teaches a selection circuit (35) for controlling transfer paths of the internal signals (signals from input/output lines) and data in response to selection signals (select local input/output amplifier) in Figure 3. Surlekar teaches a data output buffer (16) for transferring the internal signals (data signals) to an outside of the device through data input/output pads (data in register and data out register, 17 and 18) in Figure 1. In column 1, lines 37-40 and column 2, lines 1-20, Surlekar refers in greater detail the transferring of internal signals via data input/output buffers in conjunction with data-in/data-out registers (data pads) to an external device (DRAM memory unit for testing). Surkelar's data input/output buffers with the data-in/data-out registers fulfills the role of the Applicant's data buffer with data pads for assisting in the transfer of internal signals to an integrated device (memory unit) by addressing

Application/Control Number: 09/672,223 Page 3

Art Unit: 2133

storing locations and controlling internal operations. Therefore, Surlekar meets all the claim limitations of the instant and the 102 rejections of claims 1-4 are maintained.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 5-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Surlekar (U.S. 5,668,764).

As per claims 5,9,16 and 20, Surlekar teaches internal signals that include row information, column information and control information in column 1, lines 28-34.

As per claims 6,7,10,11,14 and 18, Surlekar teaches a test information input circuit(66) that generates the selection signals and sends the selection signals to the selection circuit(67) in Figure 5.

As per claims 8,12,15 and 19, Surlekar teaches the test mode, logical states, and detecting are based on dynamic random access memory control information in column 2, lines 17-29.

As per claims 13 and 17, Surlekar teaches using the internal signals for addressing storage locations and for controlling internal operations in column 1, lines 14-42.

The previous rejection is maintained. The following is the previous rejection:

DETAILED ACTION

Claim Rejections - 35 USC § 102

Application/Control Number: 09/672,223

Art Unit: 2133

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-4 are rejected under 35 U.S.C. 102(b) as being anticipated by Surlekar (U.S. 5,668,764).

As per claim 1, Surlekar teaches an integrated circuit that comprises all the elements of the instant application. Surlekar teaches a plurality of internal circuits (row and column address buffers, 11 and 12) that generates internal signals (address signals) used for addressing storage locations in Figure 1. Surlekar teaches a selection circuit (35) for controlling transfer paths of the internal signals (signals from input/output lines) and data in response to selection signals (select local input/output amplifier) in Figure 3. Surlekar teaches a data output buffer (16) for transferring the internal signals (data signals) to an outside of the device through data input/output pads (data in register and data out register, 17 and 18) in Figure 1.

As per claim 2, Surlekar teaches an integrated circuit that comprises all the elements of the instant application. Surlekar teaches a plurality of internal circuits (row and column address buffers, 11 and 12) that generates internal signals (address signals) used for addressing storage locations in Figure 1. Surlekar teaches a first selection circuit (35) for receiving the internal signals (signals from input/output lines) in response to selection signals (select local input/output amplifier) in Figure 3. Surlekar teaches a second selection circuit (multiplexer, 47) for receiving output signals from the first selection circuit (35, Figure 3) and output signals from a sense amplifier (33, Figure 3). Surlekar teaches a data output buffer (16) for transferring the internal

Application/Control Number: 09/672,223

Art Unit: 2133

signals (data signals) to an outside of the device through data input/output pads (data in register and data out register, 17 and 18) in Figure 1.

As per claim 3, Surlekar teaches a method for monitoring internal signals in an integrated circuit device having input/output pads (data in register and data out register, 17 and 18, Fig. 1) that comprises all the steps of the instant application. Surlekar teaches detecting a test mode in column 4, lines 34-45, which state: "In the typical operation of a DRAM memory unit... During a non-test operation cycle... bits are selected and applied to the output terminal." The determination of the operation (test mode or non-test mode) expresses that there is detection for the test mode. Surlekar teaches selecting a part of internal signals (signals from input/output lines) of the integrated circuit device in Figure 3. Surlekar teaches transferring the part of the internal signals (data signals) to an outside of the integrated circuit device through the input/output pads (data in register and data out register, 17 and 18) in Figure 1.

As per claim 4, Surlekar teaches a method for monitoring internal signals in an integrated circuit device a having sense amplifier (33, Fig. 3), a data output buffer (16, Fig.1), and input/output pads (data in register and data out register, 17 and 18, Fig. 1) comprising all the steps of the instant application. Surlekar teaches detecting a test mode in column 4, lines 34-45, which state: "In the typical operation of a DRAM memory unit... During a non-test operation cycle... bits are selected and applied to the output terminal." The determination of the operation (test mode or non-test mode) expresses that there is detection for the test mode. Surlekar teaches selecting a part of internal signals (signals from input/output lines) of the integrated circuit device in Figure 3. Surlekar teaches selecting an alternative one of transfer paths (multiplexer, 47, Fig. 5) of the part of the internal signals (expected data signal) and output signals from the

Art Unit: 2133

sense amplifier (33, Fig. 3). Surlekar teaches transferring the part of the internal signals (data signals) to an outside of the integrated circuit device through the data output buffer (16, Fig. 1) input/output pads (data in register and data out register, 17 and 18) in Figure 1.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following patents are cited to further show the state of art with respect to internal state monitoring in general:

U.S. Pat No. 6,272,588 to Johnston et al.

U.S. Pat No. 5,495,487 to Whetsel, Jr.

U.S. Pat No. 5,396,499 to Urai

U.S. Pat No. 5,463,635 to Kumazawa et al.

U.S. Pat No. 6,016,560 to Wada et al.

Page 7

Application/Control Number: 09/672,223

Art Unit: 2133

U.S. Pat No. 5,706,235 to Roohparvar et al.

U.S. Pat No. 4,144,536 to Ardezzone et al.

U.S. Pat No. 4,875,003 to Burke

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anthony T Whittington whose telephone number is 703-306-5617. The examiner can normally be reached on Monday-Friday 7:30a.m.-4:00p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 703-305-9595. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7239 for regular communications and 703-746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

A.W.

June 30, 2003

JPEP' NI EXAU''
TEL LUGY CENTER 210.